

# Meeting ADAS SoC Safety Design Challenges with Active Safety Feature-Enabled IP

Cadence Design Systems



**TSMC 2017**  
**Open Innovation Platform<sup>®</sup>**  
**Ecosystem Forum**



# ABSTRACT

The automotive industry is going through a fast-paced electronic revolution, driven by higher and higher demand of autonomous vehicles. New vehicles released to market today are already deploying 6-10 ADAS modules with various sensors capable of supporting semi- or high- automation levels defined by NHTSA. However, challenges remain to unleash the power of technology due to safety concerns. Due to high computation demand and the need to support multiple sensors, ADAS SoC is extremely complex to design and requires most advanced semiconductor processing nodes. Semiconductor vendors and Tier-1 suppliers attempting to develop ADAS ASICs must rely on IP suppliers to achieve silicon success. IPs designed using traditional safety methodology may achieve the goal of stringent level functional safety standards but are no longer sufficient to meet the real-time safety decisions required in current and future ADAS SoCs. To design effective functional safety mechanism at SoC level, the internal logic of the ADAS optimized IPs need to incorporate additional functionalities to offload and complement the complexities in the system design. Cadence has been working with automotive semiconductor vendors and Tier-1 suppliers to ensure that IPs are meeting functional safety requirements defined by ISO26262 standard. We added active functional safety mechanisms as differentiating features into the IPs. These features are documented in the functional safety manuals. In this presentation, we will highlight the representative functional safety features that have been instrumented in various IPs, their impact to SoC level functional safety architecture, and the ISO26262 FMEDA evaluation process to quantify the effectiveness of these features.



**cādence®**

The automotive industry is facing radical changes

**Wall Street Pit** NEWS [THE MAIN](#) [LATEST](#) [FOLLOW US](#)

## How Tesla (TSLA) Is Helping You Stay Connected On and Off the Road

Tesla is clearly on the roll, after unveiling its newest high-powered car battery. Elon Musk is back with another innovative approach to offering better cars.

© August 29, 2016 @ WSP

A photograph showing the interior of a Tesla vehicle. The view is from the driver's perspective, looking towards the front of the car. The steering wheel is on the left side of the frame. In the center of the dashboard is a large, vertical touchscreen display showing a map and navigation information. To the right of the screen, there are two smaller, rectangular digital displays. The car's interior is modern and minimalist, with a focus on the large central screen. The background through the windshield shows a city street with buildings and trees.

source: [wallstreetpit.com](http://wallstreetpit.com)

cādence®

"With great power comes great responsibility"

- 
- LEVELS OF DRIVING AUTOMATION AS DEFINED IN SAE INTERNATIONAL STANDARD J3016
- | Level | Automation Level | Driver/Environment                        | Vehicle Status         |
|-------|------------------|---|------------------------|
| 0     | No Automation    |   |                        |
| 1     | Driver           | HUMAN DRIVER MONITORS DRIVING ENVIRONMENT | Vehicle in production  |
| 2     | Partial          | HUMAN DRIVER MONITORS DRIVING ENVIRONMENT | Vehicle in production  |
| 3     | Conditional      | HANDS OFF                                 | Vehicle in development |
| 4     | High             | EYES OFF                                  | Vehicle in development |
| 5     | Full             | MIND OFF                                  | Vehicle in development |

cādence®

Complex data flow, many failing points in ADAS chip-set

cādence®

## Failure Modes and Impacts of ADAS SoCs

Component	Failure Mode	Impact on System Safety Goals
Local camera/interface	CMOS sensor interface malfunction Image sensing stopped Noisy or distorted image frames Missing pixel/timeframes	Unable to detect road obstacles Unable to detect and recognize traffic signs Unable to detect driving path
Remote camera network	Faulty or interrupted image streams	Unable to detect road obstacles Unable to detect and recognize traffic signs Unable to detect driving path
In-car data network	Faulty communication of data or control	Incorrect or mistimed sensor fusion data or vehicle control data Incorrect or mistimed driving decision
DDR memory	Corruption of memory content	Corruption of code/operation parameters/image data result to incorrect driving decisions
DDR subsystem	Incorrect training or calibration Control state corruption Local buffer corruption Datapath data/address bus error	Corruption of code/operation parameters/image data result to incorrect driving decisions
Data transfer over PCI Express® (PCIe®) for CV processing	PCIe physical link error Incorrect TX/RX PCIe transactions Stuck or overflow/underflow Local buffer corruption Datapath data/address bus error	Incorrect or incomplete image data transfer Incorrect or incomplete computation control Incorrect or incomplete computation result transfer Result in false detection/mis-detection or lockup of operations
CV DSP/Hardware	Computation error in ADAS CV DSP processing	False detection/mis-detection or lockup of operations
Real-time CPU	Computation error in processor ADAS driving decision code execution due to processor internal state corruption	Incorrect driving decision Incorrect or untimely control command
Code/data flash	Corruption of ADAS application code or non-volatile data used for ADAS operations (e.g., CNN parameters)	Incorrect driving decision Incorrect or untimely control command Completely lockup or non-operational
Real-time control peripherals	Malfunction of control peripherals	Unable to issue control command Corrupted command/control data or incorrectly target recipient

5 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

## Safety Design for ADAS

Observations based on customer demands

## Increased Safety Impact

- Safety is non-optional at levels 4-5 because machines are performing real-time vehicle control
- Safety failure results in fatalities, recalls, and lawsuits
- Vehicle must be fail-operational or not fail at all

## Safety Is Designed in Early

- Complex safety architecture, increasing number of safety mechanisms
- No assurance of system safety with blackbox components designed without safety principles
- After-thought protection mechanisms are not fail-operational


## Safety Analysis and Verification

- FMEA analysis is no more sufficient for complex SoCs
- SoC FIT error rate estimation is challenging
- Fault injection to enable fault classification at IP and SoC level

6 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

## Dissecting ISO 26262: Implications to IP




7 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

## Establish Formal Quality Flow and Checkpoints

Establish baseline QM process



8 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

## Ensure Quality via ISO 9001 Formal site evaluation



9 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

## Active Safety Mechanisms Under Consideration A summary of effective hardware safety mechanisms

**Memory Protection**

- ECC for RAM
  - 1-bit correction
  - 2-bit detection
- Parity for RAM/flash
- Checksum for ROM

**State Protection**

- Parity for CSRs
- Redundancy for CSRs
- Redundancy for FSM state encoding
- Illegal state detection

**Datapath Protection**

- Data bus ECC
- Data bus parity
- Address bus parity
- FIFO overflow underflow
- Anti-lockup watchdog

**Communication Protection**

- PHY-layer BER checking
- Error correction coding
- Link-layer CRC/FCS
- Transaction-layer CRC
- Header CRC/checksum
- Illegal format detection

**BIST**

- Logic BIST (test during runtime)
- Memory BIST
- PRBS and loopback
- Known answer test

**Electrical Reliability**

- Analog operating point calibration
- BER calibration
- Timing calibration and training
- Voltage, temperature monitor

**Failure Notification**

- Failure notification pin
- Failure notification interrupt
- Failure status CSR and event logging counters


**Failure Recovery**

- Software/hardware reset
- Software/hardware initiated recalibration
- Self correction through error correction code

10 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence


## Active Safety Features in Automotive Ethernet MAC IP Enables deterministic, real-time data transfer for safety-critical applications



11 © 2017 Cadence Design Systems, Inc. All rights reserved.


cadence

## Safety-Aware P&R of the Automotive Ethernet MAC/PCS IP



- Provides the logic required to integrate a Gigabit Ethernet MAC and 1000BASE-X PCS into any SoC
- Enables deterministic, real-time data transfer for safety-critical applications supporting the Time Sensitive Network Protocol (IEEE 802.1as / 1588)
- Certified as ASIL-B ready

- Time Stamp Unit (TSU) is key to the TSN standard
- TSU output protection identified during FMEDA as key to improve FS
- TSU block duplicated and provided instant detection of faults (automatic comparison of each of the TSU's timer output, on a cycle-to-cycle basis)




TSMC 16FF, Instance Count: ~150K, Design Utilization ~ 70%

12 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence


## Active Safety Features in DDR Controller IP



13 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

## Active Safety Features in Tensilica Vision DSP Processor




14 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

## Functional Safety Analysis and Verification

Understanding and achieving ASIL hardware metrics




15 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

## Quantifying Safety by ASIL Levels

Chance of exposure, severity, and controllability



16 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence



## A Close Look at FMEDA – Faults and Metrics

Impact of safety mechanism to failure mode classification

<b>Safe fault (<math>\lambda_s</math>)</b> → Fault that leads to a safe condition or has no impact on the respective safety goal → Detected multiple fault → No safety goal violation
<b>Perceived multiple point fault (<math>\lambda_{MPF\text{ perc.}}</math>)</b> → Multiple fault detected by the driver → No safety goal violation
<b>Single point fault (<math>\lambda_{SPF}</math>)</b> → Undetected single fault → Leads to safety goal violation - Fault Tolerance Time to be considered
<b>Residual fault (<math>\lambda_{RF}</math>)</b> → Partially not detected single fault (due to diagnostic step) → Leads to safety goal violation - Fault Tolerance Time to be considered
<b>Latent multiple point fault (<math>\lambda_{MPF\text{ latent}}</math>)</b> → Undetected multiple fault → Leads to safety goal violation in combination with another independent fault

Faults in logic functions protected by safety mechanism can be re-classed from SPF to MPF

$$\text{Single Point Fault metric} = 1 - \frac{\sum (\lambda_{SPF} + \lambda_{RF})}{\sum \lambda_{\text{safety related ITW elements}}}$$

$$\text{Latent Fault metric} = 1 - \frac{\sum (\lambda_{MPF\text{ Latent}})}{\sum (\lambda - \lambda_{SPF} - \lambda_{RF})}$$

Fault metric targets for latent multi-point faults are much lower for ASIL levels

	ASIL B	ASIL C	ASIL D
Single Point Fault Metric (SPFM)	>= 90%	>= 97%	>= 99%
Latent Fault Metric (LFM)	>= 60%	>= 80%	>= 90%

17 © 2017 Cadence Design Systems, Inc. All rights reserved. ISO 26262-5, Table 4 + 5

cadence

## A Close Look at FMEDA – Safety Goal Analysis


Determine probability of failures leading to safety goal violation

Step 1: Nominal IC failure rate calculation according to IEC TR 62380 (2004-08)

$$\lambda = \left[ \lambda_1 \times N \times e^{-0.5 \times \log(N)} + \lambda_2 \right] \times \left[ \frac{\sum_{i=1}^n (t_i) \times \tau_i}{\sum_{i=1}^n (t_i)} \right] + \left[ 2.75 \times 10^{-3} \times \pi_{\text{eff}} \times \left( \sum_{i=1}^n (t_i) \times (d_i)^{0.66} \right) \times \lambda_3 \right] + \left[ \frac{\lambda_4 \times \lambda_{\text{RSD}}}{\lambda_{\text{RSD}}} \right] \times 10^{-9} / h$$

$N$ : total transistor count  
 $a$ : years in operation  
 $\lambda_1$ : per transistor failure rate  
 $\lambda$ : FIT rate for entire IP

Step 2: Compute hardware fault metric based on failure distribution and diagnostic coverage



Distribute to sub-modules based on gate count  
 $\lambda_i = \lambda \times (N_i / N)$

Compute metrics (SPFM and LFM) based on fault classification and diagnostic coverage for all sub-modules

$$\lambda_{RF} = \lambda_{SPF} \times (1 - DC)$$

$$\lambda_{MPF-L} = \lambda_{MPF} \times (1 - DC)$$

Aggregate to get overall metrics number and check against ASIL targets

18 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

## Automotive Ethernet MAC Certified ASIL-B Ready




19 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

## Achieving Proof of Compliance with IP Collaterals

Enabling customers to achieve ASIL targets

- IP are developed as SEooC
  - Evaluation will be typically to ASIL B level
- ASIL compliance requires
  - Quality management process/certification
  - Safety manual for SEooC
  - Safety features description
  - Failure mode effect and diagnostic analysis
  - Automotive Safety Kits (tools/flows)
- Cadence provides all required documents to our customers to meet their ISO 26262 design targets




20 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence

## Safety-Aware Design Methodology for IP and SoCs


Design, analysis, verification, and implementation



21 © 2017 Cadence Design Systems, Inc. All rights reserved.

## From Functional Verification to Functional Safety Verification

- Comprehensive integrated functional safety solution**
  - IF to Requirement Management and Tracing tools
  - FMEDA integration with ANSYS Medini
  - Safety verification tightly integrated with functional verification flow
  - vManager platform controls all execution engines
  - Unified fault results DB
- Different types of execution engines for fault classification:**
  - Xcellium fault simulation engine → short tests, regressions
  - Hardware-accelerated engine (Palladium) → full-chip, software tests
  - Formal methods (Jasper Gold) → Fault testability and propagation analysis for fault list optimization
- Benefit**
  - Comprehensive fault classification to get more realistic FIT numbers for the FMEDA analysis
  - More accurate safety analysis including report




22 © 2017 Cadence Design Systems, Inc. All rights reserved.

## ISO 26262 Process Compliance

Automotive Functional Safety Kits

- Cadence sub-flows compliant to ISO 26262
- Tool-chain and safety manuals audited by TÜV-SÜD and determined "Fit for Purpose"
  - Analog/Mixed-Signal Design and Verification
  - Digital Front-End Design and Verification
  - Digital Implementation and Signoff
  - Silicon Package Board
- Cadence Automotive Safety Kit
  - Flow Safety Manual + Tool Classification Analysis + TÜV-SÜD report
  - Confirmed by TÜV-SÜD to be ISO 26262 compliant
  - Can be used/tailored by customers
- Safety kits available for download on cadence.com



23 © 2017 Cadence Design Systems, Inc. All rights reserved.

## Summary

Safety-aware IP and design flow is key to ASICs for autonomous driving

- Significantly increased safety requirements on IP**
  - Complexity is increasing for devices in autonomous driving
  - Many possibility of failing points may result in safety goal violations
  - Safety needs to be planned early and designed in for IP

### ISO 26262 governs IP safety design flow

- Establish formal and certifiable quality management
- Implement active safety protection features in IP
- Systematic failure analysis to meet ASIL requirements
- Apply qualified safety design tools

### IP active safety features ensure effective SoC-level safety

- Failures can be detected with high coverage and low latency
- Easy to implement localized diagnostics for higher failure metrics target
- Sensible active safety features in IP reduce SoC-level safety design effort



24 © 2017 Cadence Design Systems, Inc. All rights reserved.

cadence